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Abstract 
Reversibility in computing implies that no info regarding the process states will ever be lost, 
thus, we are able to recover any earlier stage by computing backwards or un-computing the 
results. This is often termed as logical changeability. The advantages of logical changeability 
are gained solely when using physical changeability. Physical changeability may be a 
method that dissipates no energy to heat. Completely excellent physical changeability is 
much impossible. Computing systems provide off heat once voltage levels modification from 
positive to negative: bits from 0 to 1. Most of the energy required to create that modification 
is given off within the style of heat. Rather than dynamic voltages to new levels, reversible 
circuit parts can bit by bit move charge from one node to subsequent. This way, one will 
solely expect to lose a second quantity of energy on every transition. Reversible computing 
powerfully affects digital logic styles. Reversible logic parts square measure required to 
recover the state of inputs from the outputs. It will impact instruction sets and high-level 
programming languages similarly. Eventually, these will need to be reversible to produce 
best potency. 
 




High-performance chips cathartic massive 
amounts of warmth impose sensible 
limitation on, however, so much will we 
have a tendency to improve the 
performance of the system. Reversible 
circuits that conserve info, by un-
computing bits rather than throwing them 
away, can before long provide the sole 
physically attainable thanks to keep up 
performance. Reversible computing also 
will result in improvement in energy 
potency. Energy potency can basically 
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appreciate nano-circuits and thus the speed 
of most computing applications. To extend 
the movableness of devices once more 
reversible computing is needed [1]. It can 
let circuit part sizes to cut back to atomic 
size limits and, therefore, devices will 
become a lot of moveable. Though the 
hardware style prices incurred in close to 
future could also be high, however, the 
facility value and performance being a lot 
of dominant than logic hardware value in 
today’s computing era, the requirement of 
reversible computing cannot be unheeded. 
 
A reversible computer circuit is associate 
in nursing n-input n-output logic device 
with matched mapping. This helps to work 
out the outputs from the inputs and 
additionally the inputs will be 
unambiguously recovered from the 
outputs. Additionally, within the synthesis 
of reversible circuits direct fan-out is not 
allowed as one-to-many idea is not 
reversible. But fan-out in reversible 
circuits is achieved victimisation extra 
gates [2, 3]. A reversible circuit ought to 
be designed victimisation minimum 
variety of reversible logic gates. From the 
purpose of read of reversible circuit style, 
there are several parameters for crucial the 
quality and performance of circuits. 
 
EXISTING SYSTEM 
In existing Design Arithmetic Logic Unit 
is designed with the help of Conventional 
or irreversible Logic Gates [4, 5]. It has 
been known for a long time that the two-
bit gates, AND & OR, and the one-bit gate 
NOT, are universal for classical 
computation, in the sense that they are 
sufficient to simulate any function. Gate 
functions in classical logic are often 
represented using truth tables. The AND & 
OR gates have two inputs and one output, 
while the NOT gate has one input and one 
output. The DM74LS181 is reference logic 
for proposed design, which is a 4-bit ALU 
and can perform all the possible 16 logic 
operations on two variables and a variety 
of arithmetic operations. ALU provides 16 
arithmetic operations: add, subtract, 
compare, double, plus twelve other 
arithmetic operations. Provides 16 logic 
operations of two variables: EXOR, 
compare, AND, NAND, OR, NOR, plus 
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Fig. 1: Existing Conventional ALU. 
 
Existing System Drawbacks 
 More Complexity. 
 Costlier Circuits. 
 Delayed Operations. 
 Not Power Efficient. 
 
PROPOSED SYSTEM 
A reversible gate has equal variety of input 
and output terminals and there is one to at 
least one mapping between them. Once 
more we are able to say, gate is reversible 
if we are able to verify input vector from 
output vector and the other way around. 
Reversible gate ought to much loose little 
or no quantity of energy. Fan-out is not 
allowed in reversible circuits but fan-out is 
often achieved victimisation further gate. 
During this paper, we have to implement 
associate degree eight Bit Arithmetic 
Logic Unit with the assistance of basic 
reversible gate like Richard Phillips 
Feynman gate, Fredkin gate, NFT gate, 
NEW gate, Peres gate, Toffoli gate and 
URG gate. We will implement reversible 
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Fig. 2: Proposed Reversible ALU. 
 
The multi-function ALU supported 
reversible logic gates in the main contains 
the reversible operate generator (FUNC) 
and, therefore, the reversible controlled 
unit (DXOR). The reversible operate 
generator and, therefore, the reversible 
controlled unit are cascaded by some n-
Toffoli gates and NOT gates, and 
whimsical bit reversible ALU modules 
may be accomplished by this manner. 
Within the procedure of cascading the 
reversible operate generator and, therefore, 
the reversible controlled unit, we tend to 
utilise the output signals to scale back the 




The Feynman gate also known as a 
Controlled NOT (CNOT) gate is one of the 
popular examples of a 2 x 2 reversible 
gate. As shown in Figure 3, the first input 
in this gate is passed to the output without 
any change and the second output is the 
XOR of the first and second inputs.  
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X = a  
Y = a XOR b 
 
Toffoli Gate   
The Toffoli gate, or a doubly controlled 
NOT gate, is a (3X3) universal reversible 
gate. As shown in Figure 4, the first two 
inputs are directly passed to the 
corresponding outputs and the third output 
is the logical XOR of the third input with 
the logical AND of all the first two inputs. 
a, b and c are the three inputs to the gate 
and the corresponding Output lines are X, 
Y and Z respectively. The corresponding 
functions computed are as following: 
 
 
Fig. 4: Toffoli Gate. 
 
X = a 
 Y = b 
 
 Z = c XOR ab 
As the traditional method of reversible 
gate design was too lengthy and 
ineffective, a new approach was adopted. 
The operations required to be performed 
by the ALU were taken- AND, XOR, 
NOR, and SUM. A circuit was made for 
each operation separately and it was then 
combined in such a manner so as to get the 
minimum line and gate cost. A 4:1 
reversible multiplexer was used to get the 
output at one line. The multiplexer utilizes 
Fredkin gates. If modified Fredkin gates 
are used for the multiplexer, the quantum 
cost can be decreased further. The 
AXONS ALU, shown in Figure 5, was 
named after the operations it performs – 
And, XOR, NOR, Sum. It has two select 
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Fig. 6: ALU RTL Schematic. 
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ALU Name LUT Gate Counts Slices Delay Logic 
Delay 
Path Delay  
Conventional 
ALU 
136 873 72 26.711ns 13.507ns 13.204ns 43 mW 
Reeversible ALU 120 759 65 24.620 ns 12.886ns 11.734ns 41 mW 
 
Proposed System Advantages 
 Complexity Reduced. 
 Speed Increased.   
 Delay Minimized. 
 Reduction in Cost. 
 
Real Time Application 
 Fault Coverage for Single 
Missing/Additional cell. 
 Testing Sequential Circuits. 
 
CONCLUSION 
This paper planned reversible successive 
circuits supported conservative logic that 
is checkable for any unifacial stuck-at 
faults mistreatment solely two tests 
vectors, all 0s and all 1s. The planned 
successive circuits supported conservative 
logic gates surmount the successive circuit 
enforced in classical gates in terms of 
testability. The successive circuits 
enforced mistreatment typical classic gates 
do not offer genetic support for testability. 
Hence, a traditional successive circuit 
wants modification within the original 
electronic equipment to supply the testing 
capability. Additionally, because the 
quality of a successive circuit will increase 
the quantity of check vector needed to 
check the successive circuit additionally 
will increase. For example, check a posh 
consecutive circuit thousand of test vectors 
square measure needed to check all stuck-
at-faults, whereas, if identical consecutive 
circuit is build mistreatment planned 
reversible consecutive building blocks it 
will be checked by solely two test vectors, 
all 0s and all1s. Thus, the most advantage 
of the planned conservative reversible 
consecutive circuits compared to the 
standard consecutive circuit is that they 
would like of solely two check vectors to 
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